From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (NAM10-MW2-obe.outbound.protection.outlook.com [40.107.94.79]) by mx.groups.io with SMTP id smtpd.web12.481.1587577354031961659 for ; Wed, 22 Apr 2020 10:42:34 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@amdcloud.onmicrosoft.com header.s=selector2-amdcloud-onmicrosoft-com header.b=i0HWb2a9; spf=none, err=SPF record not found (domain: amd.com, ip: 40.107.94.79, mailfrom: thomas.lendacky@amd.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=TZw5QAxHfJ64rsol1j8sVnBQzgDe97UezCkHU897I9u3v4oOWjywMkCvUqK5Ii2nVYOgtyM0p1cxJtgfLdeqGZPUOekrBOEXF9mSYJgargSUSbkQoBfeyUadMvGZi956QcohxMLHLu4xKdYJjlOxUTbEH37SGhBD61Lg+r0OYm5VnJApDUznkSLFiLioFsve3zg0XOwTITb6Vlk0Lir8fbWvezn7QdE7nXLkWpQdUtqcZuzzcJgA5IABaseh+PZN1vGlbpxS3vFpqG8XJD5lISYo4avMbI5WLgdLZudqcMveeRI+SfvuPNtk4JUoRN9yRmA2ti0y/BkjgOShhwPcnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Skur+ijZaXHjTx7mk3tNIKqunbvQ4i8uRISc4qevMww=; b=UP6t8wPPJCSHPR05G9vcki06XGCYwU2XbdgHw4yDHii717mi21BhXSXq8h81Ji/3owhNhwklfrlYMC+JbAAvC4fcnY/8qYRuXaBubyysHaYLwzapce39omdr8dl9faoYaLK+3GAsjT6wzHf5Hc0D8sG2/4HogFiruOLI3rWdsMDC6Pkid5V7XmopHhfvIq/X74sJOOQSQbSXKC0Ieg2dqUMy++LX3nKcx8CALLq0MQYgmGorkTnSjl5oDq65T85unzTZP99C12PlecdMw+GODe+xEN+79ifKI5hggln2LuBUfXspHP8OX5OhtL6DUaooMkpJJ02szJRhYoDkhJU5vQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Skur+ijZaXHjTx7mk3tNIKqunbvQ4i8uRISc4qevMww=; b=i0HWb2a94zSu1mM48Ik1812N5F0jjWQhkScYbgTY0tppG+7URaRBY5TRXffdWPB5AEJ1dVySRfHn3jlG7W+0RdnJdL7Xu69BrGibrNDbIqEE6nSQJWiWRlmhLUVGPqNrgSN5YJVv6UiHBtmWkvLSkQi6QiKldhe32WEk2EGWt4s= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=Thomas.Lendacky@amd.com; Received: from DM6PR12MB3163.namprd12.prod.outlook.com (2603:10b6:5:15e::26) by DM6PR12MB4580.namprd12.prod.outlook.com (2603:10b6:5:2a8::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2921.29; Wed, 22 Apr 2020 17:42:32 +0000 Received: from DM6PR12MB3163.namprd12.prod.outlook.com ([fe80::9ae:cb95:c925:d5bf]) by DM6PR12MB3163.namprd12.prod.outlook.com ([fe80::9ae:cb95:c925:d5bf%4]) with mapi id 15.20.2921.030; Wed, 22 Apr 2020 17:42:32 +0000 From: "Lendacky, Thomas" To: devel@edk2.groups.io Cc: Jordan Justen , Laszlo Ersek , Ard Biesheuvel , Michael D Kinney , Liming Gao , Eric Dong , Ray Ni , Brijesh Singh Subject: [PATCH v7 16/43] UefiCpuPkg/CpuExceptionHandler: Add support for NPF NAE events (MMIO) Date: Wed, 22 Apr 2020 12:41:31 -0500 Message-Id: X-Mailer: git-send-email 2.17.1 In-Reply-To: References: X-ClientProxiedBy: DM5PR04CA0060.namprd04.prod.outlook.com (2603:10b6:3:ef::22) To DM6PR12MB3163.namprd12.prod.outlook.com (2603:10b6:5:15e::26) Return-Path: thomas.lendacky@amd.com MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from tlendack-t1.amd.com (165.204.77.1) by DM5PR04CA0060.namprd04.prod.outlook.com (2603:10b6:3:ef::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2937.13 via Frontend Transport; Wed, 22 Apr 2020 17:42:31 +0000 X-Mailer: git-send-email 2.17.1 X-Originating-IP: [165.204.77.1] X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: 27181228-3f76-41a4-6752-08d7e6e488d2 X-MS-TrafficTypeDiagnostic: DM6PR12MB4580:|DM6PR12MB4580: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:7691; X-Forefront-PRVS: 03818C953D X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM6PR12MB3163.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFTY:;SFS:(10009020)(4636009)(376002)(136003)(346002)(39860400002)(366004)(396003)(36756003)(8676002)(6916009)(186003)(86362001)(8936002)(81156014)(4326008)(54906003)(52116002)(7696005)(966005)(2906002)(30864003)(16526019)(316002)(478600001)(66476007)(19627235002)(6486002)(2616005)(26005)(956004)(66946007)(66556008)(5660300002)(136400200001);DIR:OUT;SFP:1101; Received-SPF: None (protection.outlook.com: amd.com does not designate permitted sender hosts) X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Fr6xnmJmI35Yb+zXkTw7pGVLsg94sgBgTkmCK2tgjoO29rDV+TpCj4PXjUmrMUpdb35dNIBQOxqw9FczhZqE0DHf1pkwOeo66UMDH/1b7HDOp979DqM6DPxvemjaVL0dW4kiOXrBQ93ZCEEhIiiO/MvIXrAz3NvnAeD9AY6n+Y0pMjos5yokpekNyDB+xFaZ5Z6A1NlNJi/MCKMxZ7j8mvZqoJxrzLrQ/6F/LomFR3l6AQhKirFwuAHFXCZ9bT6aib74FNO/LGP16J9RuGGZn96phSs8a0w2LmgIdJYwISudvw3p1I3c82TXB0PGbzrq+2xGqlizRclcOcWF8IdfkqqKZAF/1tRRtjerCpmo+4GCELGtqG6KG/S6qCbVKPTW6vwfnB55hFvgEp44E8989koMbj79+0WhpO25jTOPQtKeWPhDT80LA06+0umtDtDBYxu1mdF3sGCzk3OMFCXRjluDuBQzKmOClBVgX7J8slxHwS+1uW1KVOVOQmt8DM1WqBFjfHzIyVos9A1oT9kDTRxL8ZY3UYeq6Ya31xLV7WziDKEnlTDLFW9xvqbb8laJFU+8NQCWHhoRC7s6caucMw== X-MS-Exchange-AntiSpam-MessageData: qgS3s2l/oMg/ksGKaxwgGiGyW8EQqYKCz/w1IjC0mG0BVaVe2qWoBZnLwKF9WLanr16wrVkDeZgRUYWDah3Ntm/Q/CnbGrVFUQr5sAT5Ab7j4fDjoGFqtOwLcjk/QBqzSLq8F9Jnu4wcqdLJYtwfhQ== X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-Network-Message-Id: 27181228-3f76-41a4-6752-08d7e6e488d2 X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Apr 2020 17:42:32.2324 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: YOy1heoLcybHkgpy9FMPGYZKQ/AsjBEWpbWpWA0KIyHWL5l5IG85/5uWxoy8gIlb2EL59E7T69KLFyQH/gVYCg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4580 Content-Type: text/plain BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=2198 Under SEV-ES, a NPF intercept for an NPT entry with a reserved bit set generates a #VC exception. This condition is assumed to be an MMIO access. VMGEXIT must be used to allow the hypervisor to handle this intercept. Add support to construct the required GHCB values to support a NPF NAE event for MMIO. Parse the instruction that generated the #VC exception, setting the required register values in the GHCB and creating the proper SW_EXIT_INFO1, SW_EXITINFO2 and SW_SCRATCH values in the GHCB. Cc: Eric Dong Cc: Ray Ni Cc: Laszlo Ersek Signed-off-by: Tom Lendacky --- .../X64/ArchAMDSevVcHandler.c | 436 ++++++++++++++++++ 1 file changed, 436 insertions(+) diff --git a/UefiCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchAMDSevVcHandler.c b/UefiCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchAMDSevVcHandler.c index 8eae3633a31b..d3aba54b90fe 100644 --- a/UefiCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchAMDSevVcHandler.c +++ b/UefiCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchAMDSevVcHandler.c @@ -223,6 +223,263 @@ GhcbSetRegValid ( Ghcb->SaveArea.ValidBitmap[RegIndex] |= (1 << RegBit); } +/** + Return a pointer to the contents of the specified register. + + Based upon the input register, return a pointer to the registers contents + in the x86 processor context. + + @param[in] Regs x64 processor context + @param[in] Register Register to obtain pointer for + + @retval Pointer to the contents of the requested register + +**/ +STATIC +INT64 * +GetRegisterPointer ( + IN EFI_SYSTEM_CONTEXT_X64 *Regs, + IN UINT8 Register + ) +{ + UINT64 *Reg; + + switch (Register) { + case 0: + Reg = &Regs->Rax; + break; + case 1: + Reg = &Regs->Rcx; + break; + case 2: + Reg = &Regs->Rdx; + break; + case 3: + Reg = &Regs->Rbx; + break; + case 4: + Reg = &Regs->Rsp; + break; + case 5: + Reg = &Regs->Rbp; + break; + case 6: + Reg = &Regs->Rsi; + break; + case 7: + Reg = &Regs->Rdi; + break; + case 8: + Reg = &Regs->R8; + break; + case 9: + Reg = &Regs->R9; + break; + case 10: + Reg = &Regs->R10; + break; + case 11: + Reg = &Regs->R11; + break; + case 12: + Reg = &Regs->R12; + break; + case 13: + Reg = &Regs->R13; + break; + case 14: + Reg = &Regs->R14; + break; + case 15: + Reg = &Regs->R15; + break; + default: + Reg = NULL; + } + ASSERT (Reg != NULL); + + return (INT64 *) Reg; +} + +/** + Update the instruction parsing context for displacement bytes. + + @param[in, out] InstructionData Instruction parsing context + @param[in] Size The instruction displacement size + +**/ +STATIC +VOID +UpdateForDisplacement ( + IN OUT SEV_ES_INSTRUCTION_DATA *InstructionData, + IN UINTN Size + ) +{ + InstructionData->DisplacementSize = Size; + InstructionData->Immediate += Size; + InstructionData->End += Size; +} + +/** + Determine if an instruction address if RIP relative. + + Examine the instruction parsing context to determine if the address offset + is relative to the instruction pointer. + + @param[in] InstructionData Instruction parsing context + + @retval TRUE Instruction addressing is RIP relative + @retval FALSE Instruction addressing is not RIP relative + +**/ +STATIC +BOOLEAN +IsRipRelative ( + IN SEV_ES_INSTRUCTION_DATA *InstructionData + ) +{ + SEV_ES_INSTRUCTION_OPCODE_EXT *Ext; + + Ext = &InstructionData->Ext; + + return ((InstructionData == LongMode64Bit) && + (Ext->ModRm.Mod == 0) && + (Ext->ModRm.Rm == 5) && + (InstructionData->SibPresent == FALSE)); +} + +/** + Return the effective address of a memory operand. + + Examine the instruction parsing context to obtain the effective memory + address of a memory operand. + + @param[in] Regs x64 processor context + @param[in] InstructionData Instruction parsing context + + @retval The memory operand effective address + +**/ +STATIC +UINTN +GetEffectiveMemoryAddress ( + IN EFI_SYSTEM_CONTEXT_X64 *Regs, + IN SEV_ES_INSTRUCTION_DATA *InstructionData + ) +{ + SEV_ES_INSTRUCTION_OPCODE_EXT *Ext; + INTN EffectiveAddress; + + Ext = &InstructionData->Ext; + EffectiveAddress = 0; + + if (IsRipRelative (InstructionData)) { + /* RIP-relative displacement is a 32-bit signed value */ + INT32 RipRelative; + + RipRelative = *(INT32 *) InstructionData->Displacement; + + UpdateForDisplacement (InstructionData, 4); + return (UINTN) ((INTN) Regs->Rip + RipRelative); + } + + switch (Ext->ModRm.Mod) { + case 1: + UpdateForDisplacement (InstructionData, 1); + EffectiveAddress += (INT8) (*(INT8 *) (InstructionData->Displacement)); + break; + case 2: + switch (InstructionData->AddrSize) { + case Size16Bits: + UpdateForDisplacement (InstructionData, 2); + EffectiveAddress += (INT16) (*(INT16 *) (InstructionData->Displacement)); + break; + default: + UpdateForDisplacement (InstructionData, 4); + EffectiveAddress += (INT32) (*(INT32 *) (InstructionData->Displacement)); + break; + } + break; + } + + if (InstructionData->SibPresent) { + if (Ext->Sib.Index != 4) { + EffectiveAddress += (*GetRegisterPointer (Regs, Ext->Sib.Index) << Ext->Sib.Scale); + } + + if ((Ext->Sib.Base != 5) || Ext->ModRm.Mod) { + EffectiveAddress += *GetRegisterPointer (Regs, Ext->Sib.Base); + } else { + UpdateForDisplacement (InstructionData, 4); + EffectiveAddress += (INT32) (*(INT32 *) (InstructionData->Displacement)); + } + } else { + EffectiveAddress += *GetRegisterPointer (Regs, Ext->ModRm.Rm); + } + + return (UINTN) EffectiveAddress; +} + +/** + Decode a ModRM byte. + + Examine the instruction parsing context to decode a ModRM byte and the SIB + byte, if present. + + @param[in] Regs x64 processor context + @param[in, out] InstructionData Instruction parsing context + +**/ +STATIC +VOID +DecodeModRm ( + IN EFI_SYSTEM_CONTEXT_X64 *Regs, + IN OUT SEV_ES_INSTRUCTION_DATA *InstructionData + ) +{ + SEV_ES_INSTRUCTION_REX_PREFIX *RexPrefix; + SEV_ES_INSTRUCTION_OPCODE_EXT *Ext; + SEV_ES_INSTRUCTION_MODRM *ModRm; + SEV_ES_INSTRUCTION_SIB *Sib; + + RexPrefix = &InstructionData->RexPrefix; + Ext = &InstructionData->Ext; + ModRm = &InstructionData->ModRm; + Sib = &InstructionData->Sib; + + InstructionData->ModRmPresent = TRUE; + ModRm->Uint8 = *(InstructionData->End); + + InstructionData->Displacement++; + InstructionData->Immediate++; + InstructionData->End++; + + Ext->ModRm.Mod = ModRm->Bits.Mod; + Ext->ModRm.Reg = (RexPrefix->Bits.BitR << 3) | ModRm->Bits.Reg; + Ext->ModRm.Rm = (RexPrefix->Bits.BitB << 3) | ModRm->Bits.Rm; + + Ext->RegData = *GetRegisterPointer (Regs, Ext->ModRm.Reg); + + if (Ext->ModRm.Mod == 3) { + Ext->RmData = *GetRegisterPointer (Regs, Ext->ModRm.Rm); + } else { + if (ModRm->Bits.Rm == 4) { + InstructionData->SibPresent = TRUE; + Sib->Uint8 = *(InstructionData->End); + + InstructionData->Displacement++; + InstructionData->Immediate++; + InstructionData->End++; + + Ext->Sib.Scale = Sib->Bits.Scale; + Ext->Sib.Index = (RexPrefix->Bits.BitX << 3) | Sib->Bits.Index; + Ext->Sib.Base = (RexPrefix->Bits.BitB << 3) | Sib->Bits.Base; + } + + Ext->RmData = GetEffectiveMemoryAddress (Regs, InstructionData); + } +} + /** Decode instruction prefixes. @@ -404,6 +661,181 @@ UnsupportedExit ( return Status; } +/** + Handle an MMIO event. + + Use the VMGEXIT instruction to handle either an MMIO read or an MMIO write. + + @param[in, out] Ghcb Pointer to the Guest-Hypervisor Communication + Block + @param[in, out] Regs x64 processor context + @param[in, out] InstructionData Instruction parsing context + + @retval 0 Event handled successfully + @retval Others New exception value to propagate + +**/ +STATIC +UINT64 +MmioExit ( + IN OUT GHCB *Ghcb, + IN OUT EFI_SYSTEM_CONTEXT_X64 *Regs, + IN OUT SEV_ES_INSTRUCTION_DATA *InstructionData + ) +{ + UINT64 ExitInfo1, ExitInfo2, Status; + UINTN Bytes, SignByte; + INTN *Register; + UINT8 OpCode; + + Bytes = 0; + + OpCode = *(InstructionData->OpCodes); + if (OpCode == 0x0F) { + OpCode = *(InstructionData->OpCodes + 1); + } + + switch (OpCode) { + /* MMIO write */ + case 0x88: + Bytes = 1; + case 0x89: + DecodeModRm (Regs, InstructionData); + Bytes = (Bytes) ? Bytes + : (InstructionData->DataSize == Size16Bits) ? 2 + : (InstructionData->DataSize == Size32Bits) ? 4 + : (InstructionData->DataSize == Size64Bits) ? 8 + : 0; + + if (InstructionData->Ext.ModRm.Mod == 3) { + /* NPF on two register operands??? */ + return UnsupportedExit (Ghcb, Regs, InstructionData); + } + + ExitInfo1 = InstructionData->Ext.RmData; + ExitInfo2 = Bytes; + CopyMem (Ghcb->SharedBuffer, &InstructionData->Ext.RegData, Bytes); + + Ghcb->SaveArea.SwScratch = (UINT64) Ghcb->SharedBuffer; + Status = VmgExit (Ghcb, SvmExitMmioWrite, ExitInfo1, ExitInfo2); + if (Status) { + return Status; + } + break; + + case 0xC6: + Bytes = 1; + case 0xC7: + DecodeModRm (Regs, InstructionData); + Bytes = (Bytes) ? Bytes + : (InstructionData->DataSize == Size16Bits) ? 2 + : (InstructionData->DataSize == Size32Bits) ? 4 + : 0; + + InstructionData->ImmediateSize = Bytes; + InstructionData->End += Bytes; + + ExitInfo1 = InstructionData->Ext.RmData; + ExitInfo2 = Bytes; + CopyMem (Ghcb->SharedBuffer, InstructionData->Immediate, Bytes); + + Ghcb->SaveArea.SwScratch = (UINT64) Ghcb->SharedBuffer; + Status = VmgExit (Ghcb, SvmExitMmioWrite, ExitInfo1, ExitInfo2); + if (Status) { + return Status; + } + break; + + /* MMIO read */ + case 0x8A: + Bytes = 1; + case 0x8B: + DecodeModRm (Regs, InstructionData); + Bytes = (Bytes) ? Bytes + : (InstructionData->DataSize == Size16Bits) ? 2 + : (InstructionData->DataSize == Size32Bits) ? 4 + : (InstructionData->DataSize == Size64Bits) ? 8 + : 0; + if (InstructionData->Ext.ModRm.Mod == 3) { + /* NPF on two register operands??? */ + return UnsupportedExit (Ghcb, Regs, InstructionData); + } + + ExitInfo1 = InstructionData->Ext.RmData; + ExitInfo2 = Bytes; + + Ghcb->SaveArea.SwScratch = (UINT64) Ghcb->SharedBuffer; + Status = VmgExit (Ghcb, SvmExitMmioRead, ExitInfo1, ExitInfo2); + if (Status) { + return Status; + } + + Register = GetRegisterPointer (Regs, InstructionData->Ext.ModRm.Reg); + if (Bytes == 4) { + /* Zero-extend for 32-bit operation */ + *Register = 0; + } + CopyMem (Register, Ghcb->SharedBuffer, Bytes); + break; + + /* MMIO Read w/ zero-extension */ + case 0xB6: + Bytes = 1; + case 0xB7: + Bytes = (Bytes) ? Bytes : 2; + + ExitInfo1 = InstructionData->Ext.RmData; + ExitInfo2 = Bytes; + + Ghcb->SaveArea.SwScratch = (UINT64) Ghcb->SharedBuffer; + Status = VmgExit (Ghcb, SvmExitMmioRead, ExitInfo1, ExitInfo2); + if (Status) { + return Status; + } + + Register = GetRegisterPointer (Regs, InstructionData->Ext.ModRm.Reg); + SetMem (Register, InstructionData->DataSize, 0); + CopyMem (Register, Ghcb->SharedBuffer, Bytes); + break; + + /* MMIO Read w/ sign-extension */ + case 0xBE: + Bytes = 1; + case 0xBF: + Bytes = (Bytes) ? Bytes : 2; + + ExitInfo1 = InstructionData->Ext.RmData; + ExitInfo2 = Bytes; + + Ghcb->SaveArea.SwScratch = (UINT64) Ghcb->SharedBuffer; + Status = VmgExit (Ghcb, SvmExitMmioRead, ExitInfo1, ExitInfo2); + if (Status) { + return Status; + } + + if (Bytes == 1) { + UINT8 *Data = (UINT8 *) Ghcb->SharedBuffer; + + SignByte = (*Data & 0x80) ? 0xFF : 0x00; + } else { + UINT16 *Data = (UINT16 *) Ghcb->SharedBuffer; + + SignByte = (*Data & 0x8000) ? 0xFF : 0x00; + } + + Register = GetRegisterPointer (Regs, InstructionData->Ext.ModRm.Reg); + SetMem (Register, InstructionData->DataSize, SignByte); + CopyMem (Register, Ghcb->SharedBuffer, Bytes); + break; + + default: + Status = GP_EXCEPTION; + ASSERT (FALSE); + } + + return Status; +} + /** Handle an MSR event. @@ -785,6 +1217,10 @@ DoVcCommon ( NaeExit = MsrExit; break; + case SvmExitNpf: + NaeExit = MmioExit; + break; + default: NaeExit = UnsupportedExit; } -- 2.17.1