From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mx1.redhat.com (mx1.redhat.com [209.132.183.28]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 4BDC221AE3CD9 for ; Wed, 24 May 2017 08:09:35 -0700 (PDT) Received: from smtp.corp.redhat.com (int-mx02.intmail.prod.int.phx2.redhat.com [10.5.11.12]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mx1.redhat.com (Postfix) with ESMTPS id 95BFE804FB; Wed, 24 May 2017 15:09:34 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mx1.redhat.com 95BFE804FB Authentication-Results: ext-mx03.extmail.prod.ext.phx2.redhat.com; dmarc=none (p=none dis=none) header.from=redhat.com Authentication-Results: ext-mx03.extmail.prod.ext.phx2.redhat.com; spf=pass smtp.mailfrom=lersek@redhat.com DKIM-Filter: OpenDKIM Filter v2.11.0 mx1.redhat.com 95BFE804FB Received: from lacos-laptop-7.usersys.redhat.com (ovpn-116-23.phx2.redhat.com [10.3.116.23]) by smtp.corp.redhat.com (Postfix) with ESMTP id 99368DBAC7; Wed, 24 May 2017 15:09:32 +0000 (UTC) To: Brijesh Singh , edk2-devel@lists.01.org, jordan.l.justen@intel.com Cc: Thomas.Lendacky@amd.com, leo.duran@amd.com, Jiewen Yao References: <1495466592-21641-1-git-send-email-brijesh.singh@amd.com> <1495466592-21641-8-git-send-email-brijesh.singh@amd.com> From: Laszlo Ersek Message-ID: Date: Wed, 24 May 2017 17:09:31 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.1.1 MIME-Version: 1.0 In-Reply-To: <1495466592-21641-8-git-send-email-brijesh.singh@amd.com> X-Scanned-By: MIMEDefang 2.79 on 10.5.11.12 X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16 (mx1.redhat.com [10.5.110.27]); Wed, 24 May 2017 15:09:34 +0000 (UTC) Subject: Re: [PATCH v5 07/14] OvmfPkg:IoMmuDxe: Add IoMmuDxe driver X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.22 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 24 May 2017 15:09:35 -0000 Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit (1) So, I don't think that splitting this driver off of AmdSevDxe is a significant improvement, given that we still need to add AmdSevDxe to the APRIORI DXE file, in order to clear the C bit on NonExistent and MMIO ranges. If Jordan thinks it is an improvement nonetheless, I don't mind the split, of course. On 05/22/17 17:23, Brijesh Singh wrote: > The IOMMU protocol driver provides capabilities to set a DMA access > attribute and methods to allocate, free, map and unmap the DMA memory > for the PCI Bus devices. > > Due to security reasons all DMA operations inside the SEV guest must > be performed on shared (i.e unencrypted) pages. The IOMMU protocol > driver for the SEV guest uses a bounce buffer to map guest DMA buffer > to shared pages inorder to provide the support for DMA operations inside > SEV guest. > > The patch adds a new synthetic/placeholder protocol > 'gIoMmuDetectedProtocolGuid" to allow other dependent modules to depend > on IoMmuDxe driver being run. (2) If we add the protocol GUID to the OVMF DEC file, that should be a separate patch, in my opinion. The commit message should explain, in a stand-alone manner, what the protocol stands for. (I see Jordan's suggestion for the proto name in , namely "gOvmfIoMmuDetectionProtocolGuid", but I think that Brijesh's suggestion is closer to the protocol names we already have under [Protocols] in OvmfPkg.dec.) > IoMmuDxe driver looks for SEV capabilities, if present then it installs > the real IOMMU protocol otherwise it installs placeholder protocol. > Currently, PciRoot Bridge and QemuFWCfgLib need to know the existance > of IOMMU protocol. So the modules needing the IOMMU support should add > both gEdkiiIoMmuProtocolGuid and gIoMmuDetectedProtocolGuid in there depex. (3) This description (which again belongs to the separate patch that introduces the protocol) should be formulated without mentioning SEV or QemuFwCfgLib. Something like: Platforms that optionally provide an IOMMU protocol should do so by including a DXE driver (usually called IoMmuDxe) that produces either the IOMMU protocol -- if the underlying capabilities are available --, or gIoMmuDetectedProtocolGuid, to signal that the IOMMU capability detection completed with negative result (i.e., no IOMMU will be available in the system). In turn, DXE drivers (and library instances) that are supposed to use the IOMMU protocol if it is available should add the following to their DEPEX: gEdkiiIoMmuProtocolGuid OR gIoMmuDetectedProtocolGuid This ensures these client modules will only be dispatched after IOMMU detection completes (with positive or negative result). > Please note that since PciRoot Bridge driver does not run until the BDS > phase, and IoMmuDxe driver would have been dispatched by then hence we > do not need to add depex in PciRoot Bridge driver inf file. (4) This statement is incorrect. PciHostBridgeDxe is definitely dispatched before BDS is entered, it is a plain DXE driver. It uses platform knowledge (abstracted into PciHostBridgeLib --> PciHostBridgeGetRootBridges()) to produce root bridge IO protocol instances, in its entry point (--> InitializePciHostBridge()). PciHostBridgeDxe indeed does not have a depex on the IOMMU protocol. It registers a protocol notify instead. The reason why PciHostBridgeDxe gets away with this *usually* is that the EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL member functions that it exposes are *usually* only called from within BDS, after: - platform BDS connects the root bridge protocol instances to the PCI Bus driver (which is a UEFI driver), - the PCI Bus driver produces PciIo protocol instances on top of the root bridge IO instances, - then various PCI device drivers start massaging the devices via PciIo protocol instances, ultimately boiling down to PciHostBridgeDxe()'s Map() function and friends. However, the following driver dispatch order is also possible, entirely within DXE: (a) a platform DXE driver is dispatched and registers a protocol notify for root bridge IO, (b) PciHostBridgeDxe is dispatched and produces a number of root bridge IO protocol instances, (c) the platform DXE driver gets called back and it uses the root bridge IO member functions (such as Map etc), (d) The IOMMU DXE driver is dispatched and installs the IOMMU protocol, (e) the PciHostBridgeDxe driver is called back, and its Map() etc functions will rely on the IOMMU *only* from this point forward. This suggests that: - "gIoMmuDetectedProtocolGuid" should actually be called "gEdkiiIoMmuAbsentProtocolGuid", and should be upstreamed to MdeModulePkg, - all DXE drivers (no exceptions) that *conditionally* depend on gEdkiiIoMmuProtocolGuid (with a protocol notify or otherwise) should use the following DEPEX instead: gEdkiiIoMmuProtocolGuid OR gEdkiiIoMmuAbsentProtocolGuid My point is basically that, when PciHostBridgeDxe installs the EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instances, they are not (necessarily) ready for use. Thanks, Laszlo > > > Cc: Jordan Justen > Cc: Laszlo Ersek > Cc: Leo Duran > Cc: Jiewen Yao > Contributed-under: TianoCore Contribution Agreement 1.0 > Suggested-by: Jiewen Yao > Signed-off-by: Brijesh Singh > Reviewed-by: Jiewen Yao > --- > OvmfPkg/OvmfPkg.dec | 1 + > OvmfPkg/OvmfPkgIa32.dsc | 1 + > OvmfPkg/OvmfPkgIa32X64.dsc | 1 + > OvmfPkg/OvmfPkgX64.dsc | 1 + > OvmfPkg/OvmfPkgIa32.fdf | 1 + > OvmfPkg/OvmfPkgIa32X64.fdf | 1 + > OvmfPkg/OvmfPkgX64.fdf | 1 + > OvmfPkg/IoMmuDxe/IoMmuDxe.inf | 49 +++ > OvmfPkg/IoMmuDxe/AmdSevIoMmu.h | 43 ++ > OvmfPkg/IoMmuDxe/AmdSevIoMmu.c | 459 ++++++++++++++++++++ > OvmfPkg/IoMmuDxe/IoMmuDxe.c | 53 +++ > 11 files changed, 611 insertions(+) > > diff --git a/OvmfPkg/OvmfPkg.dec b/OvmfPkg/OvmfPkg.dec > index 5627be0bab0a..bad4991c14bf 100644 > --- a/OvmfPkg/OvmfPkg.dec > +++ b/OvmfPkg/OvmfPkg.dec > @@ -69,6 +69,7 @@ [Protocols] > gBlockMmioProtocolGuid = {0x6b558ce3, 0x69e5, 0x4c67, {0xa6, 0x34, 0xf7, 0xfe, 0x72, 0xad, 0xbe, 0x84}} > gXenBusProtocolGuid = {0x3d3ca290, 0xb9a5, 0x11e3, {0xb7, 0x5d, 0xb8, 0xac, 0x6f, 0x7d, 0x65, 0xe6}} > gXenIoProtocolGuid = {0x6efac84f, 0x0ab0, 0x4747, {0x81, 0xbe, 0x85, 0x55, 0x62, 0x59, 0x04, 0x49}} > + gIoMmuDetectedProtocolGuid = {0xf8775d50, 0x8abd, 0x4adf, {0x92, 0xac, 0x85, 0x3e, 0x51, 0xf6, 0xc8, 0xdc}} > > [PcdsFixedAtBuild] > gUefiOvmfPkgTokenSpaceGuid.PcdOvmfPeiMemFvBase|0x0|UINT32|0 > diff --git a/OvmfPkg/OvmfPkgIa32.dsc b/OvmfPkg/OvmfPkgIa32.dsc > index ce73ddb12d1a..8f12877ae240 100644 > --- a/OvmfPkg/OvmfPkgIa32.dsc > +++ b/OvmfPkg/OvmfPkgIa32.dsc > @@ -813,6 +813,7 @@ [Components] > !endif > > OvmfPkg/PlatformDxe/Platform.inf > + OvmfPkg/IoMmuDxe/IoMmuDxe.inf > > !if $(SMM_REQUIRE) == TRUE > OvmfPkg/SmmAccess/SmmAccess2Dxe.inf > diff --git a/OvmfPkg/OvmfPkgIa32X64.dsc b/OvmfPkg/OvmfPkgIa32X64.dsc > index daf2faadea35..219734f5d325 100644 > --- a/OvmfPkg/OvmfPkgIa32X64.dsc > +++ b/OvmfPkg/OvmfPkgIa32X64.dsc > @@ -823,6 +823,7 @@ [Components.X64] > > OvmfPkg/PlatformDxe/Platform.inf > OvmfPkg/AmdSevDxe/AmdSevDxe.inf > + OvmfPkg/IoMmuDxe/IoMmuDxe.inf > > !if $(SMM_REQUIRE) == TRUE > OvmfPkg/SmmAccess/SmmAccess2Dxe.inf > diff --git a/OvmfPkg/OvmfPkgX64.dsc b/OvmfPkg/OvmfPkgX64.dsc > index 6189088da86c..8c5ed272cf5e 100644 > --- a/OvmfPkg/OvmfPkgX64.dsc > +++ b/OvmfPkg/OvmfPkgX64.dsc > @@ -821,6 +821,7 @@ [Components] > > OvmfPkg/PlatformDxe/Platform.inf > OvmfPkg/AmdSevDxe/AmdSevDxe.inf > + OvmfPkg/IoMmuDxe/IoMmuDxe.inf > > !if $(SMM_REQUIRE) == TRUE > OvmfPkg/SmmAccess/SmmAccess2Dxe.inf > diff --git a/OvmfPkg/OvmfPkgIa32.fdf b/OvmfPkg/OvmfPkgIa32.fdf > index 09c165882c3f..c6c60bf81413 100644 > --- a/OvmfPkg/OvmfPkgIa32.fdf > +++ b/OvmfPkg/OvmfPkgIa32.fdf > @@ -351,6 +351,7 @@ [FV.DXEFV] > INF OvmfPkg/QemuVideoDxe/QemuVideoDxe.inf > INF OvmfPkg/VirtioGpuDxe/VirtioGpu.inf > INF OvmfPkg/PlatformDxe/Platform.inf > +INF OvmfPkg/IoMmuDxe/IoMmuDxe.inf > > !if $(SMM_REQUIRE) == TRUE > INF OvmfPkg/SmmAccess/SmmAccess2Dxe.inf > diff --git a/OvmfPkg/OvmfPkgIa32X64.fdf b/OvmfPkg/OvmfPkgIa32X64.fdf > index 12871860d001..6bd574459bd0 100644 > --- a/OvmfPkg/OvmfPkgIa32X64.fdf > +++ b/OvmfPkg/OvmfPkgIa32X64.fdf > @@ -353,6 +353,7 @@ [FV.DXEFV] > INF OvmfPkg/VirtioGpuDxe/VirtioGpu.inf > INF OvmfPkg/PlatformDxe/Platform.inf > INF OvmfPkg/AmdSevDxe/AmdSevDxe.inf > +INF OvmfPkg/IoMmuDxe/IoMmuDxe.inf > > !if $(SMM_REQUIRE) == TRUE > INF OvmfPkg/SmmAccess/SmmAccess2Dxe.inf > diff --git a/OvmfPkg/OvmfPkgX64.fdf b/OvmfPkg/OvmfPkgX64.fdf > index ae6e66a1c08d..c3d75ca9d72f 100644 > --- a/OvmfPkg/OvmfPkgX64.fdf > +++ b/OvmfPkg/OvmfPkgX64.fdf > @@ -353,6 +353,7 @@ [FV.DXEFV] > INF OvmfPkg/VirtioGpuDxe/VirtioGpu.inf > INF OvmfPkg/PlatformDxe/Platform.inf > INF OvmfPkg/AmdSevDxe/AmdSevDxe.inf > +INF OvmfPkg/IoMmuDxe/IoMmuDxe.inf > > !if $(SMM_REQUIRE) == TRUE > INF OvmfPkg/SmmAccess/SmmAccess2Dxe.inf > diff --git a/OvmfPkg/IoMmuDxe/IoMmuDxe.inf b/OvmfPkg/IoMmuDxe/IoMmuDxe.inf > new file mode 100644 > index 000000000000..fc28665c89cf > --- /dev/null > +++ b/OvmfPkg/IoMmuDxe/IoMmuDxe.inf > @@ -0,0 +1,49 @@ > +#/** @file > +# > +# Driver provides the IOMMU protcol support for PciHostBridgeIo and others > +# drivers. > +# > +# Copyright (c) 2017, AMD Inc. All rights reserved.
> +# > +# This program and the accompanying materials > +# are licensed and made available under the terms and conditions of the BSD > +# License which accompanies this distribution. The full text of the license may > +# be found at http://opensource.org/licenses/bsd-license.php > +# > +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, > +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. > +# > +#**/ > + > +[Defines] > + INF_VERSION = 1.25 > + BASE_NAME = IoMmuDxe > + FILE_GUID = 8657015b-ea43-440d-949a-af3be365c0fc > + MODULE_TYPE = DXE_DRIVER > + VERSION_STRING = 1.0 > + ENTRY_POINT = IoMmuDxeEntryPoint > + > +[Sources] > + AmdSevIoMmu.c > + IoMmuDxe.c > + > +[Packages] > + MdePkg/MdePkg.dec > + MdeModulePkg/MdeModulePkg.dec > + OvmfPkg/OvmfPkg.dec > + > +[LibraryClasses] > + BaseLib > + UefiLib > + UefiDriverEntryPoint > + UefiBootServicesTableLib > + DxeServicesTableLib > + DebugLib > + MemEncryptSevLib > + > +[Protocols] > + gEdkiiIoMmuProtocolGuid ## SOMETIME_PRODUCES > + gIoMmuDetectedProtocolGuid ## SOMETIME_PRODUCES > + > +[Depex] > + TRUE > diff --git a/OvmfPkg/IoMmuDxe/AmdSevIoMmu.h b/OvmfPkg/IoMmuDxe/AmdSevIoMmu.h > new file mode 100644 > index 000000000000..8b3962a8c395 > --- /dev/null > +++ b/OvmfPkg/IoMmuDxe/AmdSevIoMmu.h > @@ -0,0 +1,43 @@ > +/** @file > + > + The protocol provides support to allocate, free, map and umap a DMA buffer for > + bus master (e.g PciHostBridge). When SEV is enabled, the DMA operations must > + be performed on unencrypted buffer hence protocol clear the encryption bit > + from the DMA buffer. > + > + Copyright (c) 2017, Intel Corporation. All rights reserved.
> + Copyright (c) 2017, AMD Inc. All rights reserved.
> + This program and the accompanying materials are licensed and made available > + under the terms and conditions of the BSD License which accompanies this > + distribution. The full text of the license may be found at > + http://opensource.org/licenses/bsd-license.php > + > + THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, > + WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. > + > +**/ > + > +#ifndef __AMD_SEV_IOMMU_H_ > +#define __AMD_SEV_IOMMU_H > + > +#include > + > +#include > +#include > +#include > +#include > +#include > +#include > + > +/** > + Install IOMMU protocol to provide the DMA support for PciHostBridge and > + MemEncryptSevLib. > + > +**/ > +VOID > +EFIAPI > +AmdSevInstallIoMmuProtocol ( > + VOID > + ); > + > +#endif > diff --git a/OvmfPkg/IoMmuDxe/AmdSevIoMmu.c b/OvmfPkg/IoMmuDxe/AmdSevIoMmu.c > new file mode 100644 > index 000000000000..9e78058b7242 > --- /dev/null > +++ b/OvmfPkg/IoMmuDxe/AmdSevIoMmu.c > @@ -0,0 +1,459 @@ > +/** @file > + > + The protocol provides support to allocate, free, map and umap a DMA buffer for > + bus master (e.g PciHostBridge). When SEV is enabled, the DMA operations must > + be performed on unencrypted buffer hence we use a bounce buffer to map the guest > + buffer into an unencrypted DMA buffer. > + > + Copyright (c) 2017, AMD Inc. All rights reserved.
> + Copyright (c) 2017, Intel Corporation. All rights reserved.
> + > + This program and the accompanying materials are licensed and made available > + under the terms and conditions of the BSD License which accompanies this > + distribution. The full text of the license may be found at > + http://opensource.org/licenses/bsd-license.php > + > + THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, > + WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. > + > +**/ > + > +#include "AmdSevIoMmu.h" > + > +typedef struct { > + EDKII_IOMMU_OPERATION Operation; > + UINTN NumberOfBytes; > + UINTN NumberOfPages; > + EFI_PHYSICAL_ADDRESS HostAddress; > + EFI_PHYSICAL_ADDRESS DeviceAddress; > +} MAP_INFO; > + > +#define NO_MAPPING (VOID *) (UINTN) -1 > + > +/** > + Provides the controller-specific addresses required to access system memory from a > + DMA bus master. On SEV guest, the DMA operations must be performed on shared > + buffer hence we allocate a bounce buffer to map the HostAddress to a DeviceAddress. > + The Encryption attribute is removed from the DeviceAddress buffer. > + > + @param This The protocol instance pointer. > + @param Operation Indicates if the bus master is going to read or > + write to system memory. > + @param HostAddress The system memory address to map to the PCI controller. > + @param NumberOfBytes On input the number of bytes to map. On output > + the number of bytes > + that were mapped. > + @param DeviceAddress The resulting map address for the bus master PCI > + controller to use to > + access the hosts HostAddress. > + @param Mapping A resulting value to pass to Unmap(). > + > + @retval EFI_SUCCESS The range was mapped for the returned NumberOfBytes. > + @retval EFI_UNSUPPORTED The HostAddress cannot be mapped as a common buffer. > + @retval EFI_INVALID_PARAMETER One or more parameters are invalid. > + @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack > + of resources. > + @retval EFI_DEVICE_ERROR The system hardware could not map the requested address. > + > +**/ > +EFI_STATUS > +EFIAPI > +IoMmuMap ( > + IN EDKII_IOMMU_PROTOCOL *This, > + IN EDKII_IOMMU_OPERATION Operation, > + IN VOID *HostAddress, > + IN OUT UINTN *NumberOfBytes, > + OUT EFI_PHYSICAL_ADDRESS *DeviceAddress, > + OUT VOID **Mapping > + ) > +{ > + EFI_STATUS Status; > + EFI_PHYSICAL_ADDRESS PhysicalAddress; > + MAP_INFO *MapInfo; > + EFI_PHYSICAL_ADDRESS DmaMemoryTop; > + EFI_ALLOCATE_TYPE AllocateType; > + > + if (HostAddress == NULL || NumberOfBytes == NULL || DeviceAddress == NULL || > + Mapping == NULL) { > + return EFI_INVALID_PARAMETER; > + } > + > + // > + // Make sure that Operation is valid > + // > + if ((UINT32) Operation >= EdkiiIoMmuOperationMaximum) { > + return EFI_INVALID_PARAMETER; > + } > + PhysicalAddress = (EFI_PHYSICAL_ADDRESS) (UINTN) HostAddress; > + > + DmaMemoryTop = (UINTN)-1; > + AllocateType = AllocateAnyPages; > + > + if (((Operation != EdkiiIoMmuOperationBusMasterRead64 && > + Operation != EdkiiIoMmuOperationBusMasterWrite64 && > + Operation != EdkiiIoMmuOperationBusMasterCommonBuffer64)) && > + ((PhysicalAddress + *NumberOfBytes) > SIZE_4GB)) { > + // > + // If the root bridge or the device cannot handle performing DMA above > + // 4GB but any part of the DMA transfer being mapped is above 4GB, then > + // map the DMA transfer to a buffer below 4GB. > + // > + DmaMemoryTop = SIZE_4GB - 1; > + AllocateType = AllocateMaxAddress; > + > + if (Operation == EdkiiIoMmuOperationBusMasterCommonBuffer || > + Operation == EdkiiIoMmuOperationBusMasterCommonBuffer64) { > + // > + // Common Buffer operations can not be remapped. If the common buffer > + // if above 4GB, then it is not possible to generate a mapping, so return > + // an error. > + // > + return EFI_UNSUPPORTED; > + } > + } > + > + // > + // CommandBuffer was allocated by us (AllocateBuffer) and is already in > + // unencryted buffer so no need to create bounce buffer > + // > + if (Operation == EdkiiIoMmuOperationBusMasterCommonBuffer || > + Operation == EdkiiIoMmuOperationBusMasterCommonBuffer64) { > + *Mapping = NO_MAPPING; > + *DeviceAddress = PhysicalAddress; > + > + return EFI_SUCCESS; > + } > + > + // > + // Allocate a MAP_INFO structure to remember the mapping when Unmap() is > + // called later. > + // > + MapInfo = AllocatePool (sizeof (MAP_INFO)); > + if (MapInfo == NULL) { > + *NumberOfBytes = 0; > + return EFI_OUT_OF_RESOURCES; > + } > + > + // > + // Initialize the MAP_INFO structure > + // > + MapInfo->Operation = Operation; > + MapInfo->NumberOfBytes = *NumberOfBytes; > + MapInfo->NumberOfPages = EFI_SIZE_TO_PAGES (MapInfo->NumberOfBytes); > + MapInfo->HostAddress = PhysicalAddress; > + MapInfo->DeviceAddress = DmaMemoryTop; > + > + // > + // Allocate a buffer to map the transfer to. > + // > + Status = gBS->AllocatePages ( > + AllocateType, > + EfiBootServicesData, > + MapInfo->NumberOfPages, > + &MapInfo->DeviceAddress > + ); > + if (EFI_ERROR (Status)) { > + FreePool (MapInfo); > + *NumberOfBytes = 0; > + return Status; > + } > + > + // > + // Clear the memory encryption mask from the device buffer > + // > + Status = MemEncryptSevClearPageEncMask (0, MapInfo->DeviceAddress, MapInfo->NumberOfPages, TRUE); > + ASSERT_EFI_ERROR(Status); > + > + // > + // If this is a read operation from the Bus Master's point of view, > + // then copy the contents of the real buffer into the mapped buffer > + // so the Bus Master can read the contents of the real buffer. > + // > + if (Operation == EdkiiIoMmuOperationBusMasterRead || > + Operation == EdkiiIoMmuOperationBusMasterRead64) { > + CopyMem ( > + (VOID *) (UINTN) MapInfo->DeviceAddress, > + (VOID *) (UINTN) MapInfo->HostAddress, > + MapInfo->NumberOfBytes > + ); > + } > + > + // > + // The DeviceAddress is the address of the maped buffer below 4GB > + // > + *DeviceAddress = MapInfo->DeviceAddress; > + > + // > + // Return a pointer to the MAP_INFO structure in Mapping > + // > + *Mapping = MapInfo; > + > + DEBUG ((DEBUG_VERBOSE, "%a Device 0x%Lx Host 0x%Lx Pages 0x%Lx Bytes 0x%Lx\n", > + __FUNCTION__, MapInfo->DeviceAddress, MapInfo->HostAddress, > + MapInfo->NumberOfPages, MapInfo->NumberOfBytes)); > + > + return EFI_SUCCESS; > +} > + > +/** > + Completes the Map() operation and releases any corresponding resources. > + > + @param This The protocol instance pointer. > + @param Mapping The mapping value returned from Map(). > + > + @retval EFI_SUCCESS The range was unmapped. > + @retval EFI_INVALID_PARAMETER Mapping is not a value that was returned by Map(). > + @retval EFI_DEVICE_ERROR The data was not committed to the target system memory. > +**/ > +EFI_STATUS > +EFIAPI > +IoMmuUnmap ( > + IN EDKII_IOMMU_PROTOCOL *This, > + IN VOID *Mapping > + ) > +{ > + MAP_INFO *MapInfo; > + EFI_STATUS Status; > + > + if (Mapping == NULL) { > + return EFI_INVALID_PARAMETER; > + } > + > + // > + // See if the Map() operation associated with this Unmap() required a mapping > + // buffer. If a mapping buffer was not required, then this function simply > + // buffer. If a mapping buffer was not required, then this function simply > + // > + if (Mapping == NO_MAPPING) { > + return EFI_SUCCESS; > + } > + > + MapInfo = (MAP_INFO *)Mapping; > + > + // > + // If this is a write operation from the Bus Master's point of view, > + // then copy the contents of the mapped buffer into the real buffer > + // so the processor can read the contents of the real buffer. > + // > + if (MapInfo->Operation == EdkiiIoMmuOperationBusMasterWrite || > + MapInfo->Operation == EdkiiIoMmuOperationBusMasterWrite64) { > + CopyMem ( > + (VOID *) (UINTN) MapInfo->HostAddress, > + (VOID *) (UINTN) MapInfo->DeviceAddress, > + MapInfo->NumberOfBytes > + ); > + } > + > + DEBUG ((DEBUG_VERBOSE, "%a Device 0x%Lx Host 0x%Lx Pages 0x%Lx Bytes 0x%Lx\n", > + __FUNCTION__, MapInfo->DeviceAddress, MapInfo->HostAddress, > + MapInfo->NumberOfPages, MapInfo->NumberOfBytes)); > + // > + // Restore the memory encryption mask > + // > + Status = MemEncryptSevSetPageEncMask (0, MapInfo->DeviceAddress, MapInfo->NumberOfPages, TRUE); > + ASSERT_EFI_ERROR(Status); > + > + // > + // Free the mapped buffer and the MAP_INFO structure. > + // > + gBS->FreePages (MapInfo->DeviceAddress, MapInfo->NumberOfPages); > + FreePool (Mapping); > + return EFI_SUCCESS; > +} > + > +/** > + Allocates pages that are suitable for an OperationBusMasterCommonBuffer or > + OperationBusMasterCommonBuffer64 mapping. > + > + @param This The protocol instance pointer. > + @param Type This parameter is not used and must be ignored. > + @param MemoryType The type of memory to allocate, EfiBootServicesData > + or EfiRuntimeServicesData. > + @param Pages The number of pages to allocate. > + @param HostAddress A pointer to store the base system memory address > + of the allocated range. > + @param Attributes The requested bit mask of attributes for the allocated range. > + > + @retval EFI_SUCCESS The requested memory pages were allocated. > + @retval EFI_UNSUPPORTED Attributes is unsupported. The only legal attribute > + bits are MEMORY_WRITE_COMBINE and MEMORY_CACHED. > + @retval EFI_INVALID_PARAMETER One or more parameters are invalid. > + @retval EFI_OUT_OF_RESOURCES The memory pages could not be allocated. > + > +**/ > +EFI_STATUS > +EFIAPI > +IoMmuAllocateBuffer ( > + IN EDKII_IOMMU_PROTOCOL *This, > + IN EFI_ALLOCATE_TYPE Type, > + IN EFI_MEMORY_TYPE MemoryType, > + IN UINTN Pages, > + IN OUT VOID **HostAddress, > + IN UINT64 Attributes > + ) > +{ > + EFI_STATUS Status; > + EFI_PHYSICAL_ADDRESS PhysicalAddress; > + > + // > + // Validate Attributes > + // > + if ((Attributes & EDKII_IOMMU_ATTRIBUTE_INVALID_FOR_ALLOCATE_BUFFER) != 0) { > + return EFI_UNSUPPORTED; > + } > + > + // > + // Check for invalid inputs > + // > + if (HostAddress == NULL) { > + return EFI_INVALID_PARAMETER; > + } > + > + // > + // The only valid memory types are EfiBootServicesData and > + // EfiRuntimeServicesData > + // > + if (MemoryType != EfiBootServicesData && > + MemoryType != EfiRuntimeServicesData) { > + return EFI_INVALID_PARAMETER; > + } > + > + PhysicalAddress = (UINTN)-1; > + if ((Attributes & EDKII_IOMMU_ATTRIBUTE_DUAL_ADDRESS_CYCLE) == 0) { > + // > + // Limit allocations to memory below 4GB > + // > + PhysicalAddress = SIZE_4GB - 1; > + } > + Status = gBS->AllocatePages ( > + AllocateMaxAddress, > + MemoryType, > + Pages, > + &PhysicalAddress > + ); > + if (!EFI_ERROR (Status)) { > + *HostAddress = (VOID *) (UINTN) PhysicalAddress; > + > + // > + // Clear memory encryption mask > + // > + Status = MemEncryptSevClearPageEncMask (0, PhysicalAddress, Pages, TRUE); > + ASSERT_EFI_ERROR(Status); > + } > + > + DEBUG ((DEBUG_VERBOSE, "%a Address 0x%Lx Pages 0x%Lx\n", __FUNCTION__, PhysicalAddress, Pages)); > + return Status; > +} > + > +/** > + Frees memory that was allocated with AllocateBuffer(). > + > + @param This The protocol instance pointer. > + @param Pages The number of pages to free. > + @param HostAddress The base system memory address of the allocated range. > + > + @retval EFI_SUCCESS The requested memory pages were freed. > + @retval EFI_INVALID_PARAMETER The memory range specified by HostAddress and Pages > + was not allocated with AllocateBuffer(). > + > +**/ > +EFI_STATUS > +EFIAPI > +IoMmuFreeBuffer ( > + IN EDKII_IOMMU_PROTOCOL *This, > + IN UINTN Pages, > + IN VOID *HostAddress > + ) > +{ > + EFI_STATUS Status; > + > + // > + // Set memory encryption mask > + // > + Status = MemEncryptSevSetPageEncMask (0, (EFI_PHYSICAL_ADDRESS)(UINTN)HostAddress, Pages, TRUE); > + ASSERT_EFI_ERROR(Status); > + > + DEBUG ((DEBUG_VERBOSE, "%a Address 0x%Lx Pages 0x%Lx\n", __FUNCTION__, (UINTN)HostAddress, Pages)); > + return gBS->FreePages ((EFI_PHYSICAL_ADDRESS) (UINTN) HostAddress, Pages); > +} > + > + > +/** > + Set IOMMU attribute for a system memory. > + > + If the IOMMU protocol exists, the system memory cannot be used > + for DMA by default. > + > + When a device requests a DMA access for a system memory, > + the device driver need use SetAttribute() to update the IOMMU > + attribute to request DMA access (read and/or write). > + > + The DeviceHandle is used to identify which device submits the request. > + The IOMMU implementation need translate the device path to an IOMMU device ID, > + and set IOMMU hardware register accordingly. > + 1) DeviceHandle can be a standard PCI device. > + The memory for BusMasterRead need set EDKII_IOMMU_ACCESS_READ. > + The memory for BusMasterWrite need set EDKII_IOMMU_ACCESS_WRITE. > + The memory for BusMasterCommonBuffer need set EDKII_IOMMU_ACCESS_READ|EDKII_IOMMU_ACCESS_WRITE. > + After the memory is used, the memory need set 0 to keep it being protected. > + 2) DeviceHandle can be an ACPI device (ISA, I2C, SPI, etc). > + The memory for DMA access need set EDKII_IOMMU_ACCESS_READ and/or EDKII_IOMMU_ACCESS_WRITE. > + > + @param[in] This The protocol instance pointer. > + @param[in] DeviceHandle The device who initiates the DMA access request. > + @param[in] Mapping The mapping value returned from Map(). > + @param[in] IoMmuAccess The IOMMU access. > + > + @retval EFI_SUCCESS The IoMmuAccess is set for the memory range specified by DeviceAddress and Length. > + @retval EFI_INVALID_PARAMETER DeviceHandle is an invalid handle. > + @retval EFI_INVALID_PARAMETER Mapping is not a value that was returned by Map(). > + @retval EFI_INVALID_PARAMETER IoMmuAccess specified an illegal combination of access. > + @retval EFI_UNSUPPORTED DeviceHandle is unknown by the IOMMU. > + @retval EFI_UNSUPPORTED The bit mask of IoMmuAccess is not supported by the IOMMU. > + @retval EFI_UNSUPPORTED The IOMMU does not support the memory range specified by Mapping. > + @retval EFI_OUT_OF_RESOURCES There are not enough resources available to modify the IOMMU access. > + @retval EFI_DEVICE_ERROR The IOMMU device reported an error while attempting the operation. > + > +**/ > +EFI_STATUS > +EFIAPI > +IoMmuSetAttribute ( > + IN EDKII_IOMMU_PROTOCOL *This, > + IN EFI_HANDLE DeviceHandle, > + IN VOID *Mapping, > + IN UINT64 IoMmuAccess > + ) > +{ > + return EFI_UNSUPPORTED; > +} > + > +EDKII_IOMMU_PROTOCOL mAmdSev = { > + EDKII_IOMMU_PROTOCOL_REVISION, > + IoMmuSetAttribute, > + IoMmuMap, > + IoMmuUnmap, > + IoMmuAllocateBuffer, > + IoMmuFreeBuffer, > +}; > + > +/** > + Initialize Iommu Protocol. > + > +**/ > +VOID > +EFIAPI > +AmdSevInstallIoMmuProtocol ( > + VOID > + ) > +{ > + EFI_STATUS Status; > + EFI_HANDLE Handle; > + > + Handle = NULL; > + Status = gBS->InstallMultipleProtocolInterfaces ( > + &Handle, > + &gEdkiiIoMmuProtocolGuid, &mAmdSev, > + NULL > + ); > + ASSERT_EFI_ERROR (Status); > +} > diff --git a/OvmfPkg/IoMmuDxe/IoMmuDxe.c b/OvmfPkg/IoMmuDxe/IoMmuDxe.c > new file mode 100644 > index 000000000000..065d74c85888 > --- /dev/null > +++ b/OvmfPkg/IoMmuDxe/IoMmuDxe.c > @@ -0,0 +1,53 @@ > +/** @file > + > + IoMmuDxe driver installs EDKII_IOMMU_PROTOCOL to provide the support for DMA > + operations when SEV is enabled. > + > + Copyright (c) 2017, AMD Inc. All rights reserved.
> + > + This program and the accompanying materials > + are licensed and made available under the terms and conditions of the BSD > + License which accompanies this distribution. The full text of the license may > + be found at http://opensource.org/licenses/bsd-license.php > + > + THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, > + WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. > + > +**/ > + > +#include > + > +#include > +#include > +#include > +#include > +#include > +#include > + > +#include "AmdSevIoMmu.h" > + > +EFI_STATUS > +EFIAPI > +IoMmuDxeEntryPoint ( > + IN EFI_HANDLE ImageHandle, > + IN EFI_SYSTEM_TABLE *SystemTable > + ) > +{ > + EFI_STATUS Status = EFI_SUCCESS; > + EFI_HANDLE Handle = NULL; > + > + // > + // When SEV is enabled, install IoMmu protocol otherwise install the > + // placeholder protocol so that other dependent module can run. > + // > + if (MemEncryptSevIsEnabled ()) { > + AmdSevInstallIoMmuProtocol (); > + } else { > + Status = gBS->InstallMultipleProtocolInterfaces ( > + &Handle, > + &gIoMmuDetectedProtocolGuid, > + NULL, NULL); > + } > + > + return Status; > +} >