From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from NAM04-DM6-obe.outbound.protection.outlook.com (NAM04-DM6-obe.outbound.protection.outlook.com [40.107.102.73]) by mx.groups.io with SMTP id smtpd.web10.17360.1673417797106675156 for ; Tue, 10 Jan 2023 22:16:37 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@amd.com header.s=selector1 header.b=yA4/O8SR; spf=permerror, err=parse error for token &{10 18 %{i}._ip.%{h}._ehlo.%{d}._spf.vali.email}: invalid domain name (domain: amd.com, ip: 40.107.102.73, mailfrom: abdullateef.attar@amd.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=mdQuUMyNMkR3rSuLQE7uHHli4ZoK43JR6PHXOjk0Kfq3Ox6+561PwOmPA0QL5gpdkrsNa6UcdnFeIVJDyzwLYW6ISzyVc5GA3L0asdcLBzBhk9A34NpwLAVv0budF1JneQ9kMx3PZQBzmoA7PDFPTF1kTMHvuM+JM0oLByyl7cccHakNnStO/XT/PvaM/HHQbZ9bCrGe3CC7ry8Ihoy+ORI3Fo0U6K5VKn93CcIPypDi0C0wgE2c31g0Ir5409eTQJvH1TFds1W9Tk91inXwZGH1UC+ML+9Ks8h7Qua64xG7I8XhHOqDufbkKpaGrktHyMUTeL5fxKyow/xhrPaS3w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=OcsJ0/bJqWzuNHmpRO3pWjdBHWX71orpgiObCpEmjo0=; b=On9v/Hej2nq6m2IuAzZ3Fy78JVP1iTbLiapPG/5Oh5AFSOblgXB7A3H1mtp5k1zwBy6P0wWWjRI1jnUZb5GuBybi6YYxVD4IOdLpV1qgZ84DjP2eiv1RJU5QlCcye4wQCfLabgHymH2lb6+l2rPIBAHbmmOzMAJuJNj2MrdwwURBmbfljVtNcKyWDRvPbDt+YM5qCc80pI8MRektb00P+uaUsX81xzWaI/W2snMshI8B4XBamLNkJcWTLAkzueO5jxuREQZUIcGOhsfq3r19mUX83UCTQVB0VtZVEXVjAp5XKrS+CY1KS6L9HEQlE7Yot3Apduw6YdvXo03WObBuTg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=edk2.groups.io smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=OcsJ0/bJqWzuNHmpRO3pWjdBHWX71orpgiObCpEmjo0=; b=yA4/O8SRmmaqL6oyPkw21mM+OmiSmvywZvoB0oUNsQ+IVR293ZO0rzaDXpm0HSZqBN3VLLmbu2OH/moF2ViaZKapO4vaCfEPDZR/fX6vHBMAWLx9oPLkTPQ9rzLV4IUqcznznHURnlqFnflI0KiaJfym36odroDW6qxsydisRR4= Received: from BN8PR07CA0002.namprd07.prod.outlook.com (2603:10b6:408:ac::15) by LV2PR12MB5894.namprd12.prod.outlook.com (2603:10b6:408:174::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.13; Wed, 11 Jan 2023 06:16:34 +0000 Received: from BN8NAM11FT079.eop-nam11.prod.protection.outlook.com (2603:10b6:408:ac:cafe::3b) by BN8PR07CA0002.outlook.office365.com (2603:10b6:408:ac::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.13 via Frontend Transport; Wed, 11 Jan 2023 06:16:34 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by BN8NAM11FT079.mail.protection.outlook.com (10.13.177.61) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.5944.17 via Frontend Transport; Wed, 11 Jan 2023 06:16:34 +0000 Received: from SATLEXMB07.amd.com (10.181.41.45) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.34; Wed, 11 Jan 2023 00:16:31 -0600 Received: from SATLEXMB04.amd.com (10.181.40.145) by SATLEXMB07.amd.com (10.181.41.45) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.34; Tue, 10 Jan 2023 22:16:16 -0800 Received: from BLR-LAB-SFW01.amd.com (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server id 15.1.2375.34 via Frontend Transport; Wed, 11 Jan 2023 00:16:12 -0600 From: "Abdul Lateef Attar" To: CC: Abdul Lateef Attar , Abner Chang , Garrett Kirkendall , "Paul Grimes" , Eric Dong , Ray Ni , Rahul Kumar Subject: [PATCH v2 1/6] UefiCpuPkg/SmmCpuFeaturesLib: Restructure arch-dependent code Date: Wed, 11 Jan 2023 11:45:39 +0530 Message-ID: X-Mailer: git-send-email 2.25.1 In-Reply-To: References: MIME-Version: 1.0 Return-Path: AbdulLateef.Attar@amd.com X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN8NAM11FT079:EE_|LV2PR12MB5894:EE_ X-MS-Office365-Filtering-Correlation-Id: 3ebdbce8-cc95-4110-884e-08daf39b63ad X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: wVWvq+AJYTVi69C6F4NOWZzq/FGF4hNSXW50BAI9K9Mfy4BK/tOL+6N/LeuV8hTQ/1LGKNUogBJXl7tXRkCX+FwyXJ3doAvHtp9oQXN1K3bNqahsMLXDoUtFVv1kpq/SweUNd+eR2oGMSXbdfAItdmXQR4Xxs+pXW7lKjUMSpTuCzxatSHrQ7Qem33BYb5Fr6/9GEI7FF1QHXq7Aloa4JJkppyIuYLvelwtIQjnxoGyGHT/Lbc3N4lggj7ReFB5WU26PI07hsfg2850L2jwW/vAi5qG1OAkenwQJgf4aj1u6CogAtYNxAPYNGquCGDqPmzVZBaLZNtwbNNYrf/sTj+wxWXFWIDdaipuy7X3EGJq0mpFGp9DXG7Y3phc0rQU5DA/C8EGFaNp0dJG6YXIekFY37H5cqamIlpUS462G6umEoHNDyJQQ+eFCmapordfJL/eULSI565go3Dbj6N0h4I3enushAFlYzNO9EV4c+gp1csbddIgW065L8vurxUE/ukoeFeqMJAdZKRZDykSInfQeBRywPdBeOmqORsuTh2QWMWANkDxQ+VwD5JpbMnWacgBnjDx1C4VIfrTeAPCwYDsGLlyXV2PoTGlhtM+BkoxHTBY4AGxlp0hUZxngihhpZNlhJ46GxSFyyRwEakDZtbA9fcIJpveZyAfZfOl9RyE6KB2tr0tP2LJ232VOR5wNPHoQs1kRqZZPpPNiSm2pR8khIndQLtEqTX/SWkJNmF609K+ZqRlB6GfWf30R3RlR6wX80uA4VPvL/gQGg6Wf/g== X-Forefront-Antispam-Report: CIP:165.204.84.17;CTRY:US;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:SATLEXMB04.amd.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230022)(4636009)(346002)(396003)(136003)(376002)(39860400002)(451199015)(36840700001)(40470700004)(46966006)(6666004)(36860700001)(2906002)(36756003)(4326008)(6916009)(8676002)(5660300002)(83380400001)(8936002)(30864003)(82740400003)(356005)(81166007)(47076005)(41300700001)(966005)(478600001)(426003)(336012)(26005)(82310400005)(186003)(70206006)(70586007)(40480700001)(7696005)(40460700003)(316002)(19627235002)(2616005)(54906003)(36900700001);DIR:OUT;SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Jan 2023 06:16:34.3831 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3ebdbce8-cc95-4110-884e-08daf39b63ad X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT079.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV2PR12MB5894 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain From: Abdul Lateef Attar BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3D4182 moves Intel-specific code to the arch-dependent file. Other processor families might have different implementation of these functions. Hence, moving out of the common file. Cc: Abner Chang Cc: Garrett Kirkendall Cc: Paul Grimes Cc: Eric Dong Cc: Ray Ni Cc: Rahul Kumar Signed-off-by: Abdul Lateef Attar --- .../IntelSmmCpuFeaturesLib.c | 128 ++++++++++++++++++ .../SmmCpuFeaturesLibCommon.c | 128 ------------------ 2 files changed, 128 insertions(+), 128 deletions(-) diff --git a/UefiCpuPkg/Library/SmmCpuFeaturesLib/IntelSmmCpuFeaturesLib.c = b/UefiCpuPkg/Library/SmmCpuFeaturesLib/IntelSmmCpuFeaturesLib.c index d5eaaa7a991e..33b1ddf8cfa9 100644 --- a/UefiCpuPkg/Library/SmmCpuFeaturesLib/IntelSmmCpuFeaturesLib.c +++ b/UefiCpuPkg/Library/SmmCpuFeaturesLib/IntelSmmCpuFeaturesLib.c @@ -400,3 +400,131 @@ SmmCpuFeaturesSetSmmRegister ( AsmWriteMsr64 (SMM_FEATURES_LIB_SMM_FEATURE_CONTROL, Value);=0D }=0D }=0D +=0D +/**=0D + This function updates the SMRAM save state on the currently executing CP= U=0D + to resume execution at a specific address after an RSM instruction. Thi= s=0D + function must evaluate the SMRAM save state to determine the execution m= ode=0D + the RSM instruction resumes and update the resume execution address with= =0D + either NewInstructionPointer32 or NewInstructionPoint. The auto HALT re= start=0D + flag in the SMRAM save state must always be cleared. This function retu= rns=0D + the value of the instruction pointer from the SMRAM save state that was= =0D + replaced. If this function returns 0, then the SMRAM save state was not= =0D + modified.=0D +=0D + This function is called during the very first SMI on each CPU after=0D + SmmCpuFeaturesInitializeProcessor() to set a flag in normal execution mo= de=0D + to signal that the SMBASE of each CPU has been updated before the defaul= t=0D + SMBASE address is used for the first SMI to the next CPU.=0D +=0D + @param[in] CpuIndex The index of the CPU to hook. The v= alue=0D + must be between 0 and the NumberOfCp= us=0D + field in the System Management Syste= m Table=0D + (SMST).=0D + @param[in] CpuState Pointer to SMRAM Save State Map for = the=0D + currently executing CPU.=0D + @param[in] NewInstructionPointer32 Instruction pointer to use if resumi= ng to=0D + 32-bit execution mode from 64-bit SM= M.=0D + @param[in] NewInstructionPointer Instruction pointer to use if resumi= ng to=0D + same execution mode as SMM.=0D +=0D + @retval 0 This function did modify the SMRAM save state.=0D + @retval > 0 The original instruction pointer value from the SMRAM save = state=0D + before it was replaced.=0D +**/=0D +UINT64=0D +EFIAPI=0D +SmmCpuFeaturesHookReturnFromSmm (=0D + IN UINTN CpuIndex,=0D + IN SMRAM_SAVE_STATE_MAP *CpuState,=0D + IN UINT64 NewInstructionPointer32,=0D + IN UINT64 NewInstructionPointer=0D + )=0D +{=0D + return 0;=0D +}=0D +=0D +/**=0D + Read an SMM Save State register on the target processor. If this functi= on=0D + returns EFI_UNSUPPORTED, then the caller is responsible for reading the= =0D + SMM Save Sate register.=0D +=0D + @param[in] CpuIndex The index of the CPU to read the SMM Save State. = The=0D + value must be between 0 and the NumberOfCpus field= in=0D + the System Management System Table (SMST).=0D + @param[in] Register The SMM Save State register to read.=0D + @param[in] Width The number of bytes to read from the CPU save stat= e.=0D + @param[out] Buffer Upon return, this holds the CPU register value rea= d=0D + from the save state.=0D +=0D + @retval EFI_SUCCESS The register was read from Save State.=0D + @retval EFI_INVALID_PARAMETER Buffer is NULL.=0D + @retval EFI_UNSUPPORTED This function does not support reading Reg= ister.=0D +=0D +**/=0D +EFI_STATUS=0D +EFIAPI=0D +SmmCpuFeaturesReadSaveStateRegister (=0D + IN UINTN CpuIndex,=0D + IN EFI_SMM_SAVE_STATE_REGISTER Register,=0D + IN UINTN Width,=0D + OUT VOID *Buffer=0D + )=0D +{=0D + return EFI_UNSUPPORTED;=0D +}=0D +=0D +/**=0D + Writes an SMM Save State register on the target processor. If this func= tion=0D + returns EFI_UNSUPPORTED, then the caller is responsible for writing the= =0D + SMM Save Sate register.=0D +=0D + @param[in] CpuIndex The index of the CPU to write the SMM Save State. = The=0D + value must be between 0 and the NumberOfCpus field = in=0D + the System Management System Table (SMST).=0D + @param[in] Register The SMM Save State register to write.=0D + @param[in] Width The number of bytes to write to the CPU save state.= =0D + @param[in] Buffer Upon entry, this holds the new CPU register value.= =0D +=0D + @retval EFI_SUCCESS The register was written to Save State.=0D + @retval EFI_INVALID_PARAMETER Buffer is NULL.=0D + @retval EFI_UNSUPPORTED This function does not support writing Reg= ister.=0D +**/=0D +EFI_STATUS=0D +EFIAPI=0D +SmmCpuFeaturesWriteSaveStateRegister (=0D + IN UINTN CpuIndex,=0D + IN EFI_SMM_SAVE_STATE_REGISTER Register,=0D + IN UINTN Width,=0D + IN CONST VOID *Buffer=0D + )=0D +{=0D + return EFI_UNSUPPORTED;=0D +}=0D +=0D +/**=0D + Check to see if an SMM register is supported by a specified CPU.=0D +=0D + @param[in] CpuIndex The index of the CPU to check for SMM register supp= ort.=0D + The value must be between 0 and the NumberOfCpus fi= eld=0D + in the System Management System Table (SMST).=0D + @param[in] RegName Identifies the SMM register to check for support.=0D +=0D + @retval TRUE The SMM register specified by RegName is supported by the= CPU=0D + specified by CpuIndex.=0D + @retval FALSE The SMM register specified by RegName is not supported by= the=0D + CPU specified by CpuIndex.=0D +**/=0D +BOOLEAN=0D +EFIAPI=0D +SmmCpuFeaturesIsSmmRegisterSupported (=0D + IN UINTN CpuIndex,=0D + IN SMM_REG_NAME RegName=0D + )=0D +{=0D + if (FeaturePcdGet (PcdSmmFeatureControlEnable) && (RegName =3D=3D SmmReg= FeatureControl)) {=0D + return TRUE;=0D + }=0D +=0D + return FALSE;=0D +}=0D diff --git a/UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibCommon.c= b/UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibCommon.c index 5498fda38da4..cbf4b495185b 100644 --- a/UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibCommon.c +++ b/UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibCommon.c @@ -17,49 +17,6 @@ SPDX-License-Identifier: BSD-2-Clause-Patent =0D #include "CpuFeaturesLib.h"=0D =0D -/**=0D - This function updates the SMRAM save state on the currently executing CP= U=0D - to resume execution at a specific address after an RSM instruction. Thi= s=0D - function must evaluate the SMRAM save state to determine the execution m= ode=0D - the RSM instruction resumes and update the resume execution address with= =0D - either NewInstructionPointer32 or NewInstructionPoint. The auto HALT re= start=0D - flag in the SMRAM save state must always be cleared. This function retu= rns=0D - the value of the instruction pointer from the SMRAM save state that was= =0D - replaced. If this function returns 0, then the SMRAM save state was not= =0D - modified.=0D -=0D - This function is called during the very first SMI on each CPU after=0D - SmmCpuFeaturesInitializeProcessor() to set a flag in normal execution mo= de=0D - to signal that the SMBASE of each CPU has been updated before the defaul= t=0D - SMBASE address is used for the first SMI to the next CPU.=0D -=0D - @param[in] CpuIndex The index of the CPU to hook. The v= alue=0D - must be between 0 and the NumberOfCp= us=0D - field in the System Management Syste= m Table=0D - (SMST).=0D - @param[in] CpuState Pointer to SMRAM Save State Map for = the=0D - currently executing CPU.=0D - @param[in] NewInstructionPointer32 Instruction pointer to use if resumi= ng to=0D - 32-bit execution mode from 64-bit SM= M.=0D - @param[in] NewInstructionPointer Instruction pointer to use if resumi= ng to=0D - same execution mode as SMM.=0D -=0D - @retval 0 This function did modify the SMRAM save state.=0D - @retval > 0 The original instruction pointer value from the SMRAM save = state=0D - before it was replaced.=0D -**/=0D -UINT64=0D -EFIAPI=0D -SmmCpuFeaturesHookReturnFromSmm (=0D - IN UINTN CpuIndex,=0D - IN SMRAM_SAVE_STATE_MAP *CpuState,=0D - IN UINT64 NewInstructionPointer32,=0D - IN UINT64 NewInstructionPointer=0D - )=0D -{=0D - return 0;=0D -}=0D -=0D /**=0D Hook point in normal execution mode that allows the one CPU that was ele= cted=0D as monarch during System Management Mode initialization to perform addit= ional=0D @@ -90,91 +47,6 @@ SmmCpuFeaturesRendezvousExit ( {=0D }=0D =0D -/**=0D - Check to see if an SMM register is supported by a specified CPU.=0D -=0D - @param[in] CpuIndex The index of the CPU to check for SMM register supp= ort.=0D - The value must be between 0 and the NumberOfCpus fi= eld=0D - in the System Management System Table (SMST).=0D - @param[in] RegName Identifies the SMM register to check for support.=0D -=0D - @retval TRUE The SMM register specified by RegName is supported by the= CPU=0D - specified by CpuIndex.=0D - @retval FALSE The SMM register specified by RegName is not supported by= the=0D - CPU specified by CpuIndex.=0D -**/=0D -BOOLEAN=0D -EFIAPI=0D -SmmCpuFeaturesIsSmmRegisterSupported (=0D - IN UINTN CpuIndex,=0D - IN SMM_REG_NAME RegName=0D - )=0D -{=0D - if (FeaturePcdGet (PcdSmmFeatureControlEnable) && (RegName =3D=3D SmmReg= FeatureControl)) {=0D - return TRUE;=0D - }=0D -=0D - return FALSE;=0D -}=0D -=0D -/**=0D - Read an SMM Save State register on the target processor. If this functi= on=0D - returns EFI_UNSUPPORTED, then the caller is responsible for reading the= =0D - SMM Save Sate register.=0D -=0D - @param[in] CpuIndex The index of the CPU to read the SMM Save State. = The=0D - value must be between 0 and the NumberOfCpus field= in=0D - the System Management System Table (SMST).=0D - @param[in] Register The SMM Save State register to read.=0D - @param[in] Width The number of bytes to read from the CPU save stat= e.=0D - @param[out] Buffer Upon return, this holds the CPU register value rea= d=0D - from the save state.=0D -=0D - @retval EFI_SUCCESS The register was read from Save State.=0D - @retval EFI_INVALID_PARAMETER Buffer is NULL.=0D - @retval EFI_UNSUPPORTED This function does not support reading Reg= ister.=0D -=0D -**/=0D -EFI_STATUS=0D -EFIAPI=0D -SmmCpuFeaturesReadSaveStateRegister (=0D - IN UINTN CpuIndex,=0D - IN EFI_SMM_SAVE_STATE_REGISTER Register,=0D - IN UINTN Width,=0D - OUT VOID *Buffer=0D - )=0D -{=0D - return EFI_UNSUPPORTED;=0D -}=0D -=0D -/**=0D - Writes an SMM Save State register on the target processor. If this func= tion=0D - returns EFI_UNSUPPORTED, then the caller is responsible for writing the= =0D - SMM Save Sate register.=0D -=0D - @param[in] CpuIndex The index of the CPU to write the SMM Save State. = The=0D - value must be between 0 and the NumberOfCpus field = in=0D - the System Management System Table (SMST).=0D - @param[in] Register The SMM Save State register to write.=0D - @param[in] Width The number of bytes to write to the CPU save state.= =0D - @param[in] Buffer Upon entry, this holds the new CPU register value.= =0D -=0D - @retval EFI_SUCCESS The register was written to Save State.=0D - @retval EFI_INVALID_PARAMETER Buffer is NULL.=0D - @retval EFI_UNSUPPORTED This function does not support writing Reg= ister.=0D -**/=0D -EFI_STATUS=0D -EFIAPI=0D -SmmCpuFeaturesWriteSaveStateRegister (=0D - IN UINTN CpuIndex,=0D - IN EFI_SMM_SAVE_STATE_REGISTER Register,=0D - IN UINTN Width,=0D - IN CONST VOID *Buffer=0D - )=0D -{=0D - return EFI_UNSUPPORTED;=0D -}=0D -=0D /**=0D This function is hook point called after the gEfiSmmReadyToLockProtocolG= uid=0D notification is completely processed.=0D --=20 2.25.1