From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by mx.groups.io with SMTP id smtpd.web11.45830.1590473767587725091 for ; Mon, 25 May 2020 23:16:08 -0700 Authentication-Results: mx.groups.io; dkim=missing; spf=pass (domain: arm.com, ip: 217.140.110.172, mailfrom: ard.biesheuvel@arm.com) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 2A55D31B; Mon, 25 May 2020 23:16:06 -0700 (PDT) Received: from [192.168.1.81] (unknown [10.37.8.89]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 419053F6C4; Mon, 25 May 2020 23:16:04 -0700 (PDT) Subject: Re: [PATCH edk2-platforms 01/16] Silicon/NXP/NxpQoriqLs.dec: Add PCIe related PCDs. To: "Wasim Khan (OSS)" Cc: "devel@edk2.groups.io" , Meenakshi Aggarwal , Vabhav Sharma , Varun Sethi , "leif@nuviainc.com" , "jon@solid-run.com" References: <1590102139-16588-1-git-send-email-wasim.khan@oss.nxp.com> <1590102139-16588-2-git-send-email-wasim.khan@oss.nxp.com> <6e03fc55-38b3-cc18-fb7a-e09b42091070@arm.com> From: "Ard Biesheuvel" Message-ID: Date: Tue, 26 May 2020 08:16:01 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.7.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit On 5/24/20 8:31 PM, Wasim Khan (OSS) wrote: > > >> -----Original Message----- >> From: Ard Biesheuvel >> Sent: Friday, May 22, 2020 2:42 PM >> To: Wasim Khan (OSS) ; devel@edk2.groups.io; >> Meenakshi Aggarwal ; Vabhav Sharma >> ; Varun Sethi ; >> leif@nuviainc.com; jon@solid-run.com >> Cc: Wasim Khan >> Subject: Re: [PATCH edk2-platforms 01/16] Silicon/NXP/NxpQoriqLs.dec: Add >> PCIe related PCDs. >> >> On 5/22/20 1:02 AM, Wasim Khan wrote: >>> From: Wasim Khan >>> >>> Add PCIe related PCDs. >>> >>> Signed-off-by: Vabhav Sharma >> >> Please drop this signoff. This is not the correct way to acknowledge (co- >> )authorship. > > Co-authored-by: Vabhav Sharma > Co-authored-by: Wasim Khan > Signed-off-by: Wasim Khan > > Is this OK ? > Yes that is fine. >> >>> Signed-off-by: Wasim Khan >>> --- >>> Silicon/NXP/NxpQoriqLs.dec | 9 +++++++++ >>> 1 file changed, 9 insertions(+) >>> >>> diff --git a/Silicon/NXP/NxpQoriqLs.dec b/Silicon/NXP/NxpQoriqLs.dec >>> index 0722f59ef4f6..bafdfd9f4298 100644 >>> --- a/Silicon/NXP/NxpQoriqLs.dec >>> +++ b/Silicon/NXP/NxpQoriqLs.dec >>> @@ -27,3 +27,12 @@ [Guids.common] >>> [PcdsFeatureFlag] >>> >> gNxpQoriqLsTokenSpaceGuid.PcdI2cErratumA009203|FALSE|BOOLEAN|0x0000 >> 0315 >>> >>> >> gNxpQoriqLsTokenSpaceGuid.PcdDcfgBigEndian|FALSE|BOOLEAN|0x00000316 >>> + >>> + >> gNxpQoriqLsTokenSpaceGuid.PcdPciLutBigEndian|FALSE|BOOLEAN|0x0000031 >>> + 7 >>> + >>> +[PcdsFixedAtBuild.common] >>> + # Pcds for PCI Express >>> + >> gNxpQoriqLsTokenSpaceGuid.PcdPciExp1BaseAddr|0x0|UINT64|0x00000500 >>> + gNxpQoriqLsTokenSpaceGuid.PcdNumPciController|0|UINT32|0x00000501 >>> + gNxpQoriqLsTokenSpaceGuid.PcdPcieLutBase|0x0|UINT32|0x00000502 >>> + gNxpQoriqLsTokenSpaceGuid.PcdPcieLutDbg|0x0|UINT32|0x00000503 >>> + gNxpQoriqLsTokenSpaceGuid.PcdPciDebug|FALSE|BOOLEAN|0x00000504 >>> >