From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (NAM11-CO1-obe.outbound.protection.outlook.com [40.107.220.54]) by mx.groups.io with SMTP id smtpd.web10.27939.1683346040434597670 for ; Fri, 05 May 2023 21:07:20 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="body hash did not verify" header.i=@amd.com header.s=selector1 header.b=nbCYBRre; spf=permerror, err=parse error for token &{10 18 %{i}._ip.%{h}._ehlo.%{d}._spf.vali.email}: invalid domain name (domain: amd.com, ip: 40.107.220.54, mailfrom: abdullateef.attar@amd.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=QW3/p/t8ztlporLVcrt0UIXFTKubSK9cGTiPN7nyPJJc28+DLHfDSHpO93Q/bvJ8eDrtGdlUvu5xlfzkthhaxO+JKmbRPfJI+GC1XTLjINGTIAS/l3VQkRKJYej3+UuoausxR/PqiH7cyucJXwiF9u8KVSNxigYjXag+JUVDW00PHzsqd3Xugoyzy1LJMACax4Uv4ZlI3R6jPcIUz4mY+SkD5p7YtHcnu8Fynwc7YATHD35993D2vubB3C6szC9amcJ0usGEXQLzKEbf8LO198SlH3jAnhng0nwpSlSPNsgnJh4wGboEC6WkuqdwJ1cVsZNLqAD2tkiwIeXIUBxbjQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=uWT786Iyob1DdZKVh2BDzhaqe+qfdEHWUBbfBLBotgc=; b=jP7MrpEbqhWXvZP1NQnZTsFwdXnn4NEDaYcO6c1XtZI+a4r5N5YNzRdiLnb22HeTP1Uj91NbTsWxIFU2+uJgYVw/Dr/JEi0noudnpAWFcVlMIidW9myP4vtOQ5LoSa/YobOVFMMoe6XeozDEmkuGxJzwYPEg8C3mQUU5W+V7Z+/jubRSBk1JCxmTucbqWy1VFGmfl/Ru76GA9hlJ/xQ52/3Lyc1NlSgGFWv2BuDfRr9xN4nxezrMh0Va2g+hNIuLUSBkhyyNCy13wyCuwGju7egKF+n7VTTZRoSl3whNcQ7TC60rscmZTDAMo9e69FXLegSW1WWNmOJlODv4yM85RA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=edk2.groups.io smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=uWT786Iyob1DdZKVh2BDzhaqe+qfdEHWUBbfBLBotgc=; b=nbCYBRreS47dBrL7SZTLKA0SPBECAhN0+iYWSPamSsTjlUYZ5+Qt93a4EvZJJGPrM6Eb9ih7iad6rwb62TM+ZlG6UN34+5sohRF2IAmLSrIKARRHqeBCY1PLMCKOKuB3uKPWU8cJhxwrpofo2xK9YP2bHxREl+ntp8P81EqWY6A= Received: from MW4P220CA0024.NAMP220.PROD.OUTLOOK.COM (2603:10b6:303:115::29) by IA1PR12MB8238.namprd12.prod.outlook.com (2603:10b6:208:3f9::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.26; Sat, 6 May 2023 04:07:17 +0000 Received: from CO1PEPF000042AD.namprd03.prod.outlook.com (2603:10b6:303:115:cafe::21) by MW4P220CA0024.outlook.office365.com (2603:10b6:303:115::29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.27 via Frontend Transport; Sat, 6 May 2023 04:07:17 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB03.amd.com; pr=C Received: from SATLEXMB03.amd.com (165.204.84.17) by CO1PEPF000042AD.mail.protection.outlook.com (10.167.243.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.6363.21 via Frontend Transport; Sat, 6 May 2023 04:07:17 +0000 Received: from SATLEXMB03.amd.com (10.181.40.144) by SATLEXMB03.amd.com (10.181.40.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.34; Fri, 5 May 2023 23:07:16 -0500 Received: from BLR-LAB-SFW01.amd.com (10.180.168.240) by SATLEXMB03.amd.com (10.181.40.144) with Microsoft SMTP Server id 15.1.2375.34 via Frontend Transport; Fri, 5 May 2023 23:07:13 -0500 From: "Abdul Lateef Attar" To: CC: Abdul Lateef Attar , Paul Grimes , Abner Chang , Eric Dong , Ray Ni , Rahul Kumar , Gerd Hoffmann Subject: [PATCH v11 2/8] UefiCpuPkg: Adds MmSaveStateLib library class Date: Sat, 6 May 2023 09:36:58 +0530 Message-ID: X-Mailer: git-send-email 2.25.1 In-Reply-To: References: MIME-Version: 1.0 Return-Path: AbdulLateef.Attar@amd.com X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1PEPF000042AD:EE_|IA1PR12MB8238:EE_ X-MS-Office365-Filtering-Correlation-Id: 1627bd6c-ce29-4379-9b10-08db4de76184 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: CpIEM5+0wuGk0eKbvZI+wAoF/Hv0NZzuzxkLImONv8f8s7nqSnI2I3XZOFMCn/oVhpBxX6WB5kl/WFLLgjRO+c86K9dcC2PhHd2Db2muOcn8E1gFvlmpgHOUr+SHEub0ebygZTypS8GY0xgMmHq3+uyCixFdm9YObbzvFhNwz7lNMfGOBJ6T/dn6PddNGSWqndFNn75M72h20az5+4pmFEafPXsMWQbQCaIcwethGPyx9rnMbu/vvi+uTOquTv5K3cU0O70vRv7Wk88Czyv2iboY4jBQnnFmtyw4oxrzvlNl/7PIfCLR1TD7rp2vSsLGX2xofjfiYADrxztcsis2Fekud2Tp+TS3AJMmZl4HFnNJ4EaUQ9t8wzimU8e0+sj28ooyscfJ86g00ZZrl2z812JH4fDH5bTyulikSxQUGYPR2BYHXestUC3kReRiPLcr67CERSNMkBI3+ujfq4/GD5sQEQ7Hr36SDQlM3ZQk+BZ5te1ElqeXEMoHZHq0szag526xyPltsYMZso7ICVUn9PSmEy7lDH7SF4eXi/kYboEOk7xCLrXz2yjJ+ElIPHsvJNfUL0FSidv+g+CS4GGcDWXITbI58XW52hi/kvFhbnhjJnn8jOJvHXtzMA5piXlDykvJajUH+BJcmMUqnpwjp9zmzOdVj9va0pjStxUNTBbuILrQLTYyHhFGPmP+4AtVdkqaP+t/F7tUQYDUwuGiKw== X-Forefront-Antispam-Report: CIP:165.204.84.17;CTRY:US;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:SATLEXMB03.amd.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230028)(6029001)(4636009)(346002)(376002)(136003)(396003)(39860400002)(451199021)(36840700001)(46966006)(40470700004)(186003)(41300700001)(2906002)(26005)(6666004)(54906003)(82310400005)(4326008)(6916009)(336012)(70586007)(70206006)(47076005)(426003)(7696005)(36860700001)(316002)(2616005)(478600001)(40460700003)(36756003)(5660300002)(8936002)(82740400003)(8676002)(81166007)(356005)(40480700001)(966005)(36900700001);DIR:OUT;SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 May 2023 04:07:17.0202 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1627bd6c-ce29-4379-9b10-08db4de76184 X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[SATLEXMB03.amd.com] X-MS-Exchange-CrossTenant-AuthSource: CO1PEPF000042AD.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA1PR12MB8238 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3D4182 Adds MmSaveStateLib Library class in UefiCpuPkg.dec. Adds function declaration header file. Cc: Paul Grimes Cc: Abner Chang Cc: Eric Dong Cc: Ray Ni Cc: Rahul Kumar Cc: Gerd Hoffmann Signed-off-by: Abdul Lateef Attar Reviewed-by: Abner Chang --- UefiCpuPkg/UefiCpuPkg.dec | 4 ++ UefiCpuPkg/Include/Library/MmSaveStateLib.h | 70 +++++++++++++++++++++ 2 files changed, 74 insertions(+) create mode 100644 UefiCpuPkg/Include/Library/MmSaveStateLib.h diff --git a/UefiCpuPkg/UefiCpuPkg.dec b/UefiCpuPkg/UefiCpuPkg.dec index d31c3b127c0b..1f1b10e702bf 100644 --- a/UefiCpuPkg/UefiCpuPkg.dec +++ b/UefiCpuPkg/UefiCpuPkg.dec @@ -2,6 +2,7 @@ # This Package provides UEFI compatible CPU modules and libraries. # # Copyright (c) 2007 - 2023, Intel Corporation. All rights reserved.
+# Copyright (C) 2023 Advanced Micro Devices, Inc. All rights reserved.
# # SPDX-License-Identifier: BSD-2-Clause-Patent # @@ -60,6 +61,9 @@ [LibraryClasses.IA32, LibraryClasses.X64] ## @libraryclass Provides function for manipulating x86 paging structu= res. CpuPageTableLib|Include/Library/CpuPageTableLib.h =20 + ## @libraryclass Provides functions for manipulating smram savestate r= egisters. + MmSaveStateLib|Include/Library/MmSaveStateLib.h + [Guids] gUefiCpuPkgTokenSpaceGuid =3D { 0xac05bf33, 0x995a, 0x4ed4, { 0xaa,= 0xb8, 0xef, 0x7a, 0xe8, 0xf, 0x5c, 0xb0 }} gMsegSmramGuid =3D { 0x5802bce4, 0xeeee, 0x4e33, { 0xa1,= 0x30, 0xeb, 0xad, 0x27, 0xf0, 0xe4, 0x39 }} diff --git a/UefiCpuPkg/Include/Library/MmSaveStateLib.h b/UefiCpuPkg/Inclu= de/Library/MmSaveStateLib.h new file mode 100644 index 000000000000..1c82facb6841 --- /dev/null +++ b/UefiCpuPkg/Include/Library/MmSaveStateLib.h @@ -0,0 +1,70 @@ +/** @file +Library that provides service to read/write CPU specific smram save state = registers. + +Copyright (c) 2010 - 2019, Intel Corporation. All rights reserved.
+Copyright (C) 2023 Advanced Micro Devices, Inc. All rights reserved.
+ +SPDX-License-Identifier: BSD-2-Clause-Patent + +**/ + +#ifndef MM_SAVE_STATE_LIB_H_ +#define MM_SAVE_STATE_LIB_H_ + +#include +#include + +/** + Read a save state register on the target processor. If this function + returns EFI_UNSUPPORTED, then the caller is responsible for reading the + MM Save State register. + + @param[in] CpuIndex The index of the CPU to read the Save State regist= er. + The value must be between 0 and the NumberOfCpus f= ield in + the System Management System Table (SMST). + @param[in] Register The MM Save State register to read. + @param[in] Width The number of bytes to read from the CPU save stat= e. + @param[out] Buffer Upon return, this holds the CPU register value rea= d + from the save state. + + @retval EFI_SUCCESS The register was read from Save State. + @retval EFI_INVALID_PARAMTER Buffer is NULL. + @retval EFI_UNSUPPORTED This function does not support reading Reg= ister. + @retval EFI_NOT_FOUND If desired Register not found. +**/ +EFI_STATUS +EFIAPI +MmSaveStateReadRegister ( + IN UINTN CpuIndex, + IN EFI_MM_SAVE_STATE_REGISTER Register, + IN UINTN Width, + OUT VOID *Buffer + ); + +/** + Writes a save state register on the target processor. If this function + returns EFI_UNSUPPORTED, then the caller is responsible for writing the + MM save state register. + + @param[in] CpuIndex The index of the CPU to write the MM Save State. T= he + value must be between 0 and the NumberOfCpus field = in + the System Management System Table (SMST). + @param[in] Register The MM Save State register to write. + @param[in] Width The number of bytes to write to the CPU save state. + @param[in] Buffer Upon entry, this holds the new CPU register value. + + @retval EFI_SUCCESS The register was written to Save State. + @retval EFI_INVALID_PARAMTER Buffer is NULL. + @retval EFI_UNSUPPORTED This function does not support writing Reg= ister. + @retval EFI_NOT_FOUND If desired Register not found. +**/ +EFI_STATUS +EFIAPI +MmSaveStateWriteRegister ( + IN UINTN CpuIndex, + IN EFI_MM_SAVE_STATE_REGISTER Register, + IN UINTN Width, + IN CONST VOID *Buffer + ); + +#endif --=20 2.25.1