From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.133.124]) by mx.groups.io with SMTP id smtpd.web10.11118.1683705125211193300 for ; Wed, 10 May 2023 00:52:05 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=UiAFqa2G; spf=pass (domain: redhat.com, ip: 170.10.133.124, mailfrom: kraxel@redhat.com) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1683705124; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: in-reply-to:in-reply-to:references:references; bh=ukC49rRSJYXUEmxA5X8xOxLbTFX/FSPLH6ubw4tPuOg=; b=UiAFqa2GmqFwtYVmYiDPPsL/rnfEuQ+zOeRoR71vzjQZQ+Bd9YMHJsnI5wNIg9PglAB8L3 6T5OskUOFMZ3+ozVuJBpBA/23yhQNbGnuP7ICwdlNXuUrX1s+OfguhtsGgsrOeZeIiood8 WEeGWN4iHPHsernVZdDG/9npBnA5el4= Received: from mimecast-mx02.redhat.com (mx3-rdu2.redhat.com [66.187.233.73]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id us-mta-316-DN26GKFLMEetd7VHY_OyXA-1; Wed, 10 May 2023 03:52:01 -0400 X-MC-Unique: DN26GKFLMEetd7VHY_OyXA-1 Received: from smtp.corp.redhat.com (int-mx06.intmail.prod.int.rdu2.redhat.com [10.11.54.6]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mimecast-mx02.redhat.com (Postfix) with ESMTPS id 9C0D91C0896E; Wed, 10 May 2023 07:52:00 +0000 (UTC) Received: from sirius.home.kraxel.org (unknown [10.39.192.90]) by smtp.corp.redhat.com (Postfix) with ESMTPS id 5B3382166B29; Wed, 10 May 2023 07:51:59 +0000 (UTC) Received: by sirius.home.kraxel.org (Postfix, from userid 1000) id 55C6C18003AB; Wed, 10 May 2023 09:51:55 +0200 (CEST) Date: Wed, 10 May 2023 09:51:55 +0200 From: "Gerd Hoffmann" To: devel@edk2.groups.io, jiaxin.wu@intel.com Cc: "Bi, Dandan" , "Gao, Liming" , "Dong, Eric" , "Ni, Ray" , "Zeng, Star" , "Kumar, Rahul R" Subject: Re: [edk2-devel] [PATCH v1 3/3] MdeModulePkg/DxeIpl: Align Page table Level setting with previous level. Message-ID: References: <20230509102253.16632-1-jiaxin.wu@intel.com> <20230509102253.16632-4-jiaxin.wu@intel.com> MIME-Version: 1.0 In-Reply-To: X-Scanned-By: MIMEDefang 3.1 on 10.11.54.6 X-Mimecast-Spam-Score: 0 X-Mimecast-Originator: redhat.com Content-Type: text/plain; charset=us-ascii Content-Disposition: inline On Wed, May 10, 2023 at 01:56:59AM +0000, Wu, Jiaxin wrote: > This happens to transfer PEI control to DXE. The paging is created for DXE phase, Ah, ok. The code looks fine then. > so, here, it's means the cpu running in the ia32 pei. I will refine the comments as below: > > If cpu has already runned in X64 PEI, Page table Level in DXE must align with previous level. > If cpu runs in IA32 PEI, Page table Level in DXE is decided by PCD and feature capbility. Good idea. thanks, Gerd